#58: package covered
---------------------------+------------------------------------------------
Reporter: chitlesh | Owner: chitlesh
Type: task | Status: new
Priority: major | Milestone: Fedora 13
Component: VHDL/Verilog | Version: devel
Resolution: | Keywords:
---------------------------+------------------------------------------------
Comment (by chitlesh):
Upstream didn't respond. So I've drafted the spec file. Is Anyone willing
to maintain it for fedora ?
--
Ticket URL: <
https://fedorahosted.org/fedora-electronic-lab/ticket/58#comment:4>
Fedora Electronic Lab <
https://fedorahosted.org/fedora-electronic-lab>
Design, Simulate and Program electronics.