[Bug 468516] Review Request: verilator - A fast simulator of synthesizable Verilog HDL

bugzilla at redhat.com bugzilla at redhat.com
Sat Jan 3 23:35:57 UTC 2009

Please do not reply directly to this email. All additional
comments should be made in the comments box of this bug.


--- Comment #19 from Chitlesh GOORAH <cgoorah at yahoo.com.au>  2009-01-03 18:35:56 EDT ---
Lane, you have commented perl-verilog on

#BuildRequires:  perl-verilog, perl-systemc, systemc

I'm packaging perl-Verilog https://bugzilla.redhat.com/show_bug.cgi?id=476386

I haven't yet looked at the details, do you think enabling perl-Verilog our
verilator will provide more "features" ?

Configure bugmail: https://bugzilla.redhat.com/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are on the CC list for the bug.

More information about the package-review mailing list