[Bug 468516] Review Request: verilator - A fast simulator of synthesizable Verilog HDL
bugzilla at redhat.com
bugzilla at redhat.com
Sat Jul 11 03:13:07 UTC 2009
Please do not reply directly to this email. All additional
comments should be made in the comments box of this bug.
https://bugzilla.redhat.com/show_bug.cgi?id=468516
--- Comment #38 from Lane <dirjud at gmail.com> 2009-07-10 23:13:06 EDT ---
Who are you pinging? What are the next steps? Is the procedure documented
somewhere?
--
Configure bugmail: https://bugzilla.redhat.com/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are on the CC list for the bug.
More information about the package-review
mailing list